Fault and Defect Tolerant Computer Architectures

As conventional silicon Complementary Metal-Oxide-Semiconductor (CMOS) technology continues to shrink, logic circuits are increasingly subject to errors in- duced by electrical noise and cosmic radiation. In addition, the smaller devices are more likely to degrade and fail in operation. In the long term, new device technolo- gies such as quantum cellular automata and molecular crossbars may replace silicon CMOS, but they have significant reliability problems. Rather than requiring the cir- cuit to be defect-free, fault tolerance techniques incorporated into an architecture allow continued system operation in the presence of faulty components. This research addresses construction of a reliable computer from unreliable de- vice technologies. A system architecture is developed for a "fault and defect tolerant" (FDT) computer. Trade-offs between different techniques are studied, and the yield of the system is modelled. Yield and hardware cost models are developed for the fault tolerance techniques used in the architecture. Fault and defect tolerant designs are created for the processor, and its most critical component, the cache memory.