Безплатна доставка със Еконт над 129 лв
Speedy office 11.00 лв Speedy 13.00 лв ЕКОНТ 6.00 лв Еконтомат/Офис на Еконт 6.00 лв Box Now 6.00 лв

System Synthesis with VHDL

Език Английски езикАнглийски език
Книга С меки корици
Книга System Synthesis with VHDL Petru Eles
Код Либристо: 01423401
Издателство Springer-Verlag New York Inc., декември 2010
Embedded systems are usually composed of several interacting components such as custom or applicatio... Цялото описание
? points 436 b
339.71 лв
Външен склад Изпращаме след 9-11 дни

30 дни за връщане на стоката


Може би ще Ви заинтересува


Building Together Roger Katan / С меки корици
common.buy 36.41 лв
Computational Cancer Biology Mathukumalli Vidyasagar / С меки корици
common.buy 128.23 лв
Propaganda nach HItler Thomas Mergel / С твърди корици
common.buy 63.96 лв

Embedded systems are usually composed of several interacting components such as custom or application specific processors, ASICs, memory blocks, and the associated communication infrastructure. The development of tools to support the design of such systems requires a further step from high-level synthesis towards a higher abstraction level. The lack of design tools accepting a system-level specification of a complete system, which may include both hardware and software components, is one of the major bottlenecks in the design of embedded systems. Thus, more and more research efforts have been spent on issues related to system-level synthesis. This book addresses the two most active research areas of design automation today: high-level synthesis and system-level synthesis. In particular, a transformational approach to synthesis from VHDL specifications is described. System Synthesis with VHDL provides a coherent view of system synthesis which includes the high-level and the system-level synthesis tasks. VHDL is used as a specification language and several issues concerning the use of VHDL for high-level and system-level synthesis are discussed. These include aspects from the compilation of VHDL into an internal design representation to the synthesis of systems specified as interacting VHDL processes. The book emphasizes the use of a transformational approach to system synthesis. A Petri net based design representation is rigorously defined and used throughout the book as a basic vehicle for illustration of transformations and other design concepts. Iterative improvement heuristics, such as tabu search, simulated annealing and genetic algorithms, are discussed and illustrated as strategies which are used to guide the optimization process in a transformation-based design environment. Advanced topics, including hardware/software partitioning, test synthesis and low power synthesis are discussed from the perspective of a transformational approach to system synthesis. System Synthesis with VHDL can be used for advanced undergraduate or graduate courses in the area of design automation and, more specifically, of high-level and system-level synthesis. At the same time the book is intended for CAD developers and researchers as well as industrial designers of digital systems who are interested in new algorithms and techniques supporting modern design tools and methodologies.

Информация за книгата

Пълно заглавие System Synthesis with VHDL
Език Английски език
Корици Книга - С меки корици
Дата на издаване 2010
Брой страници 370
Баркод 9781441950246
ISBN 1441950249
Код Либристо 01423401
Издателство Springer-Verlag New York Inc.
Тегло 593
Размери 155 x 235 x 21
Подарете тази книга днес
Лесно е
1 Добавете книгата в количката си и изберете Доставка като подарък 2 В замяна ще ви изпратим ваучер 3 Книгата ще пристигне на адреса на получателя

Вход

Влезте в акаунта си. Още нямате акаунт за Libristo? Създайте го сега!

 
задължително
задължително

Нямате акаунт? Използвайте предимствата на акаунта за Libristo!

Благодарение на акаунта за Libristo държите всичко под контрол.

Създаване на акаунт за Libristo